Byron Lathi 37e122197f Refactor CI into one file ...

Remove the downstream stuff and consolidate the hw and sw pipelines into
one.

2022-03-05 19:22:00 -06:00

hw

Refactor CI into one file

2022-03-05 19:22:00 -06:00

sw

Refactor CI into one file

2022-03-05 19:22:00 -06:00

.gitlab-ci.yml

Refactor CI into one file

2022-03-05 19:22:00 -06:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%