Byron Lathi 42a718408d Move SDRAM and state machine into its own file ...

Cleans up the top level module a bit

2022-03-17 17:49:20 -05:00

hw

Move SDRAM and state machine into its own file

2022-03-17 17:49:20 -05:00

sw

new testing program

2022-03-17 15:05:37 -05:00

.gitlab-ci.yml

Add platform generation to build stage

2022-03-17 14:25:26 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%