Byron Lathi 5106e50395 Update bootstrap code ...

Was missing some things like initializing the stack pointer, clearing
BSS, and things like that

2022-03-11 22:57:22 -06:00

hw

Get the FPGA part working

2022-03-11 22:55:26 -06:00

sw

Update bootstrap code

2022-03-11 22:57:22 -06:00

.gitlab-ci.yml

Update .gitlab-ci.yml

2022-03-10 22:27:43 +00:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%