Byron Lathi 59d2d4f601 Add receive logic to UART ...

The UART has a receive buffer which will fill up when it receives bytes.
Once the buffer is full, it raises the RX flag until the value is read
by the cpu.

2022-03-14 16:41:59 -05:00

hw

Add receive logic to UART

2022-03-14 16:41:59 -05:00

sw

Add UART interrupts

2022-03-14 14:57:45 -05:00

.gitlab-ci.yml

Update .gitlab-ci.yml

2022-03-10 22:27:43 +00:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%