Files
super6502/.gitmodules

10 lines
438 B
Plaintext

[submodule "sw/cc65"]
path = sw/cc65
url = https://git.byronlathi.com/bslathi19/cc65
[submodule "hw/efinix_fpga/simulation/src/verilog-6502"]
path = hw/efinix_fpga/simulation/src/verilog-6502
url = https://git.byronlathi.com/bslathi19/verilog-6502
[submodule "hw/efinix_fpga/simulation/src/verilog-sd-emulator"]
path = hw/efinix_fpga/simulation/src/verilog-sd-emulator
url = https://git.byronlathi.com/bslathi19/verilog-sd-emulator