6f3155cf35977bb4dd4e44a63c6ed47d1a5b4d9d
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%