Byron Lathi 7341973620 Redo shield, removing FPGA ...

Don't have the FPGA on the shield, just have it be a board that plugs
into the FPGA.

Don't mind the component and footprint choices yet, I still need to
figure out exactly which parts to use.

2022-10-12 18:50:42 -05:00

hw

Redo shield, removing FPGA

2022-10-12 18:50:42 -05:00

sw

Throw everything up

2022-10-04 17:15:49 -05:00

.gitlab-ci.yml

Change CI to ignore fpga build, kicad to symlink

2022-10-04 17:25:42 -05:00

.gitmodules

Use our own toolchain instead of the one in the image

2022-04-20 12:41:20 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%