Byron Lathi 74210f57f7 Remove fpga RAM ...

This removes the ram from inside the FPGA. All RAM is now located in the
external SDRAM instead.

The ROM is still in the FPGA to allow easier programming.

2022-03-21 14:01:16 -05:00

hw

Remove fpga RAM

2022-03-21 14:01:16 -05:00

sw

Add board-io, replace sevenseg in sw

2022-03-18 01:27:55 +00:00

.gitlab-ci.yml

Add platform generation to build stage

2022-03-17 14:25:26 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%