Byron Lathi 8181a3a583 Change divider to pipelined version ...

The pipelining allows the cpu to run at a faster clock speed but results
in latency. At the current 2 MHz, there is 1 cycle of latency which is
negligible because the 6502 cannot do sequential data memory accesses.

In the future, there will have to be some sort of status flag or
interrupt showing that the divider is ready.

2023-01-05 19:21:00 -05:00

4.5 KiB

Raw Blame History

View Raw