bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
8721c816fcdbb09d71434ac90767b220de407541
super6502/hw/efinix_fpga/simulation/src/generic_sdr.v
Byron Lathi 9e19a1eb72 Disable sdr debug, initialize uart status
2023-09-27 21:14:09 -07:00

50 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink