Byron Lathi a5474b5ae5 Implement interrupt status register ...

Upon an interrupt, you can read from the interrupt status register to
see what caused the interrupt.

2022-03-14 13:30:01 -05:00

hw

Add irq status register

2022-03-14 13:16:09 -05:00

sw

Implement interrupt status register

2022-03-14 13:30:01 -05:00

.gitlab-ci.yml

Update .gitlab-ci.yml

2022-03-10 22:27:43 +00:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%