Byron Lathi b2344d986e Add UART interrupts ...

Currently an interrupt is triggered any time there is any activity on
the UART_RXD line, but later it will only trigger once there is data
ready to be read.

2022-03-14 14:57:45 -05:00

hw

Add UART interrupts

2022-03-14 14:57:45 -05:00

sw

Add UART interrupts

2022-03-14 14:57:45 -05:00

.gitlab-ci.yml

Update .gitlab-ci.yml

2022-03-10 22:27:43 +00:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%