b8161e3082afc6dfadfe69e0151d210a04a389a2
The Logic analyzer isn't that useful anyway since it does not track rising and falling edges.
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%