bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
113 Commits 10 Branches 0 Tags
be497ecaa968a892ceda95574d7c948d4ea44e87
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi be497ecaa9 Add reset input to memory mapper 
Upon reset the memory mapper is automatically disabled, but the mappings
are not cleared.
2022-04-07 10:35:16 -05:00
hw
Add reset input to memory mapper
2022-04-07 10:35:16 -05:00
sw
Add memory mapper software interface
2022-04-07 10:33:50 -05:00
.gitlab-ci.yml
Add mm_testbench to gitlab-ci
2022-04-05 17:31:24 -05:00
Description
No description provided
5.5 MiB
Languages
SystemVerilog 47.7%
Verilog 41.8%
Python 4.8%
VHDL 2%
Assembly 2%
Other 1.6%