Byron Lathi d5bccd46e3 Add write flag and reset logic for read flag

2023-01-12 14:04:44 -06:00

hw

Add write flag and reset logic for read flag

2023-01-12 14:04:44 -06:00

sw

Throw everything up

2022-10-04 17:15:49 -05:00

.gitmodules

Use our own toolchain instead of the one in the image

2022-04-20 12:41:20 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%