e1f50e825d2816ba4ce8f461afc558488f0c40dc
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%