Byron Lathi e70fffb472 Add irq status register ...

Upon receiving an interrupt, the corresponding bit in the interrupt
status register will be set and an IRQ will be raised for the CPU. The
cpu can then respond to the interrupt and clear the interrupt by writing
back to the interrupt status register.

2022-03-14 13:16:09 -05:00

hw

Add irq status register

2022-03-14 13:16:09 -05:00

sw

Add interrupt handlers and redo vector locations

2022-03-14 11:54:43 -05:00

.gitlab-ci.yml

Update .gitlab-ci.yml

2022-03-10 22:27:43 +00:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%