Byron Lathi f8da9206d9 Refactor uart.sv to better allow cpu control ...

Added new signal tx_flag, which indicates whether the transmitter is
ready for new data.

Added status register, which when read will return the tx_flag bit, as
well as others that can be implemented.

Added new state IDLE, which resets the TX flag and allows new data to be
written.

Added code to allow for different baud rates, though it is still fixed
currently.

2022-03-14 00:00:55 -05:00

hw

Refactor uart.sv to better allow cpu control

2022-03-14 00:00:55 -05:00

sw

Update Makefile

2022-03-12 22:40:48 -06:00

.gitlab-ci.yml

Update .gitlab-ci.yml

2022-03-10 22:27:43 +00:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%