ff78fd0179a69d4f40e97018ee8a96b3adf8450b
A maskable interrupt can be generated by pressing button 1, the reset button remains button 0.
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%