Alex Forencich
|
159c9d6241
|
eth: Update example designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-10-02 16:11:07 -07:00 |
|
Alex Forencich
|
553dea534e
|
eth/example/HTG_ZRF8: Add example design for HTG-ZRF8-EM and HTG-ZRF8-R2
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-09-06 07:03:35 -07:00 |
|
Alex Forencich
|
0d7e0cf590
|
eth/example/ZCU111: Clean up RFDC clocking
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-09-05 07:30:30 -07:00 |
|
Alex Forencich
|
6c9026bccf
|
eth/example/HTG9200: Fix refclock frequency in testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-09-05 07:15:26 -07:00 |
|
Alex Forencich
|
07ae2ba989
|
eth: Add RFDC to ZCU111 example design
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-08-24 11:26:14 -07:00 |
|
Alex Forencich
|
4c43b68f94
|
eth: Add 6QSFP FMC support to HTG9200 example design
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-08-20 16:24:39 -07:00 |
|
Alex Forencich
|
cf0ec74849
|
eth: HTG9200 example design cleanup
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-08-20 06:37:14 -07:00 |
|
Alex Forencich
|
d4089096ae
|
example: Add example design for HTG-9200
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-08-02 21:19:58 -07:00 |
|
Alex Forencich
|
2065151c01
|
eth: Update 10G-only example designs to use 32-bit MACs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-06-17 23:19:30 -07:00 |
|
Alex Forencich
|
280e5129b8
|
example: Build all MAC variants for ZCU106
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-06-13 16:48:22 -07:00 |
|
Alex Forencich
|
4e66dd0f98
|
eth: Rename gearbox start signals to sync
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-06-12 15:45:07 -07:00 |
|
Alex Forencich
|
e4762b7a8c
|
eth: Add support for synchronous gearbox to PHY, MAC+PHY, and GT wrappers
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-05-30 21:14:54 -07:00 |
|
Alex Forencich
|
f31ba113d2
|
example: Fix KCU105 TX disable pin constraints
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-05-30 18:54:45 -07:00 |
|
Alex Forencich
|
8a77ee9fc7
|
eth: Add reset logic, QPLL control signals, and additional configuration parameters for US/US+ GTH/GTY transceivers
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-05-21 21:06:45 -07:00 |
|
Alex Forencich
|
66b53d98a2
|
Reorganize repository
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-05-18 12:25:59 -07:00 |
|