eth: Remove FIFO pipeline registers for statistics FIFOs in distributed RAM

Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-04-17 00:34:22 -07:00
parent 800c6a9a0b
commit 0044782224

View File

@@ -226,6 +226,7 @@ tx_stats_inst (
taxi_axis_async_fifo #(
.DEPTH(32),
.RAM_PIPELINE(0),
.FRAME_FIFO(1'b0),
.DROP_BAD_FRAME(1'b0),
.DROP_WHEN_FULL(1'b0)
@@ -389,6 +390,7 @@ rx_stats_inst (
taxi_axis_async_fifo #(
.DEPTH(32),
.RAM_PIPELINE(0),
.FRAME_FIFO(1'b0),
.DROP_BAD_FRAME(1'b0),
.DROP_WHEN_FULL(1'b0)