pcie: Remove TLP_HDR_W parameter from testbenches

Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-09-01 22:08:18 -07:00
parent cdfb1566f5
commit 2ae5b5fae3
6 changed files with 0 additions and 8 deletions

View File

@@ -35,7 +35,6 @@ VERILOG_SOURCES := $(call uniq_base,$(call process_f_files,$(VERILOG_SOURCES)))
# module parameters
export PARAM_TLP_SEG_DATA_W := 64
export PARAM_TLP_HDR_W := 128
export PARAM_TLP_SEGS := 1
export PARAM_AXIL_DATA_W := 32
export PARAM_AXIL_ADDR_W := 64