lss: Add missing file list file handling

Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-08-02 15:15:29 -07:00
parent 89f60f26ff
commit 467b044e88
4 changed files with 8 additions and 0 deletions

View File

@@ -204,6 +204,8 @@ def test_taxi_i2c_master(request):
os.path.join(taxi_src_dir, "axis", "rtl", "taxi_axis_if.sv"), os.path.join(taxi_src_dir, "axis", "rtl", "taxi_axis_if.sv"),
] ]
verilog_sources = process_f_files(verilog_sources)
parameters = {} parameters = {}
extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()} extra_env = {f'PARAM_{k}': str(v) for k, v in parameters.items()}

View File

@@ -175,6 +175,8 @@ def test_taxi_i2c_single_reg(request):
os.path.join(rtl_dir, f"{dut}.sv"), os.path.join(rtl_dir, f"{dut}.sv"),
] ]
verilog_sources = process_f_files(verilog_sources)
parameters = {} parameters = {}
parameters['FILTER_LEN'] = 4 parameters['FILTER_LEN'] = 4

View File

@@ -133,6 +133,8 @@ def test_taxi_i2c_slave(request):
os.path.join(taxi_src_dir, "axis", "rtl", "taxi_axis_if.sv"), os.path.join(taxi_src_dir, "axis", "rtl", "taxi_axis_if.sv"),
] ]
verilog_sources = process_f_files(verilog_sources)
parameters = {} parameters = {}
parameters['FILTER_LEN'] = 4 parameters['FILTER_LEN'] = 4

View File

@@ -172,6 +172,8 @@ def test_taxi_i2c_slave_axil_master(request):
os.path.join(rtl_dir, f"{dut}.f"), os.path.join(rtl_dir, f"{dut}.f"),
] ]
verilog_sources = process_f_files(verilog_sources)
parameters = {} parameters = {}
parameters['FILTER_LEN'] = 4 parameters['FILTER_LEN'] = 4