bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 17:08:38 -08:00
Code Issues Packages Projects Releases Wiki Activity

example/KR260: Update readme

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-02-19 12:03:53 -08:00
parent a56a33abc9
commit 4db3ee5cd5
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
example/KR260/fpga/README.md
View File

@@ -16,7 +16,8 @@ The design places looped-back MACs on the BASE-T ports and SFP+ cage, as well as
## Board details ## Board details
* FPGA: xck26-sfvc784-2LV-c * FPGA: xck26-sfvc784-2LV-c
* 1000BASE-T PHY: Marvell 88E1111 via SGMII * 1000BASE-T PHY: TI DP83867CSRGZ via RGMII
* 1000BASE-X PHY: Xilinx PCS/PMA core via GTH transceiver
## Licensing ## Licensing