bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2026-05-26 09:20:58 -07:00
Code Issues Packages Projects Releases Wiki Activity

eth: Minor example design cleanup

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2026-04-14 22:46:47 -07:00
parent 198b12247d
commit 59a420b412
2 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/eth/example/HTG940/fpga/rtl/fpga.sv
View File

@@ -22,7 +22,7 @@ module fpga #
// vendor ("GENERIC", "XILINX", "ALTERA") // vendor ("GENERIC", "XILINX", "ALTERA")
parameter string VENDOR = "XILINX", parameter string VENDOR = "XILINX",
// device family // device family
parameter string FAMILY = "zynquplus", parameter string FAMILY = "virtexuplus",
// Use 90 degree clock for RGMII transmit // Use 90 degree clock for RGMII transmit
parameter logic USE_CLK90 = 1'b0 parameter logic USE_CLK90 = 1'b0
) )
@@ -88,13 +88,13 @@ wire mmcm_locked;
wire mmcm_clkfb; wire mmcm_clkfb;
IBUFGDS #( IBUFGDS #(
.DIFF_TERM("FALSE"), .DIFF_TERM("FALSE"),
.IBUF_LOW_PWR("FALSE") .IBUF_LOW_PWR("FALSE")
) )
ref_clk_ibufg_inst ( ref_clk_ibufg_inst (
.O (ref_clk_ibufg), .O (ref_clk_ibufg),
.I (ref_clk_p), .I (ref_clk_p),
.IB (ref_clk_n) .IB (ref_clk_n)
); );
// MMCM instance // MMCM instance

2
src/eth/example/HTG940/fpga/rtl/fpga_core.sv
View File

@@ -22,7 +22,7 @@ module fpga_core #
// vendor ("GENERIC", "XILINX", "ALTERA") // vendor ("GENERIC", "XILINX", "ALTERA")
parameter string VENDOR = "XILINX", parameter string VENDOR = "XILINX",
// device family // device family
parameter string FAMILY = "zynquplus", parameter string FAMILY = "virtexuplus",
// Use 90 degree clock for RGMII transmit // Use 90 degree clock for RGMII transmit
parameter logic USE_CLK90 = 1'b1 parameter logic USE_CLK90 = 1'b1
) )