bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-07 16:28:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

Update readme

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-02-22 23:36:13 -08:00
parent b6be624bdb
commit 75a746333e
2 changed files with 7 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
README.md
View File

@@ -44,14 +44,15 @@ To facilitate the dual-license model, contributions to the project can only be a
* 10/100/1000 RGMII MAC + FIFO
* 1G MAC
* 1G MAC + FIFO
* 10G MAC
* 10G MAC + FIFO
* 10G MAC/PHY
* 10G MAC/PHY + FIFO
* 10G PHY
* 10G/25G MAC
* 10G/25G MAC + FIFO
* 10G/25G MAC/PHY
* 10G/25G MAC/PHY + FIFO
* 10G/25G PHY
* MII PHY interface
* GMII PHY interface
* RGMII PHY interface
* 10G/25G MAC/PHY/GT wrapper for UltraScale/UltraScale+
* General input/output
* Switch debouncer
* Generic IDDR

2
example/VCU108/fpga/README.md
View File

@@ -11,7 +11,7 @@ The design places looped-back MACs on the BASE-T and QSFP28 ports as well as a l
* RJ-45 Ethernet port with Marvell 88E1111 PHY
* Looped-back MAC via SGMII via Xilinx PCS/PMA core and LVDS IOSERDES
* QSFP28
* Looped-back 10G or 25G MACs via GTY transceivers
* Looped-back 10GBASE-R or 25GBASE-R MACs via GTY transceivers
## Board details