bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-14 18:58:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

pcie: Rename enable to en in PCIe US AXI lite master

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-08-29 17:59:33 -07:00
parent 63c961cab4
commit b3441f6408
3 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/pcie/rtl/taxi_pcie_us_axil_master.sv
View File

@@ -36,7 +36,7 @@ module taxi_pcie_us_axil_master
* Configuration
*/
input wire logic [15:0] completer_id,
input wire logic completer_id_enable,
input wire logic completer_id_en,
/*
* Status
@@ -262,7 +262,7 @@ always_comb begin
cpl_tlp_hdr[63:48] = requester_id_reg;
cpl_tlp_hdr[71:64] = tag_reg;
cpl_tlp_hdr[87:72] = completer_id;
cpl_tlp_hdr[88] = completer_id_enable;
cpl_tlp_hdr[88] = completer_id_en;
cpl_tlp_hdr[91:89] = tc_reg;
cpl_tlp_hdr[94:92] = attr_reg;
cpl_tlp_hdr[95] = 1'b0; // force ECRC