bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 17:08:38 -08:00
Code Issues Packages Projects Releases Wiki Activity

lss: Extract UART data width setting from interface

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-02-26 14:15:42 -08:00
parent 07d75f231a
commit c6cbb57fe7
4 changed files with 8 additions and 27 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
rtl/lss/taxi_uart.sv
View File

@@ -15,10 +15,7 @@ Authors:
/* /*
* AXI4-Stream UART * AXI4-Stream UART
*/ */
module taxi_uart # module taxi_uart
(
parameter DATA_W = 8
)
( (
input wire logic clk, input wire logic clk,
input wire logic rst, input wire logic rst,
@@ -54,9 +51,7 @@ module taxi_uart #
); );
taxi_uart_tx #( taxi_uart_tx
.DATA_W(DATA_W)
)
uart_tx_inst ( uart_tx_inst (
.clk(clk), .clk(clk),
.rst(rst), .rst(rst),
@@ -82,9 +77,7 @@ uart_tx_inst (
.prescale(prescale) .prescale(prescale)
); );
taxi_uart_rx #( taxi_uart_rx
.DATA_W(DATA_W)
)
uart_rx_inst ( uart_rx_inst (
.clk(clk), .clk(clk),
.rst(rst), .rst(rst),

9
rtl/lss/taxi_uart_rx.sv
View File

@@ -15,10 +15,7 @@ Authors:
/* /*
* AXI4-Stream UART (RX) * AXI4-Stream UART (RX)
*/ */
module taxi_uart_rx # module taxi_uart_rx
(
parameter DATA_W = 8
)
( (
input wire logic clk, input wire logic clk,
input wire logic rst, input wire logic rst,
@@ -47,9 +44,7 @@ module taxi_uart_rx #
); );
// check configuration localparam DATA_W = m_axis_rx.DATA_W;
if (m_axis_rx.DATA_W != DATA_W)
$fatal(0, "Error: Interface parameter DATA_W mismatch (instance %m)");
logic [DATA_W-1:0] m_axis_tdata_reg = 0; logic [DATA_W-1:0] m_axis_tdata_reg = 0;
logic m_axis_tvalid_reg = 0; logic m_axis_tvalid_reg = 0;

9
rtl/lss/taxi_uart_tx.sv
View File

@@ -15,10 +15,7 @@ Authors:
/* /*
* AXI4-Stream UART (TX) * AXI4-Stream UART (TX)
*/ */
module taxi_uart_tx # module taxi_uart_tx
(
parameter DATA_W = 8
)
( (
input wire logic clk, input wire logic clk,
input wire logic rst, input wire logic rst,
@@ -44,9 +41,7 @@ module taxi_uart_tx #
input wire logic [15:0] prescale input wire logic [15:0] prescale
); );
// check configuration localparam DATA_W = s_axis_tx.DATA_W;
if (s_axis_tx.DATA_W != DATA_W)
$fatal(0, "Error: Interface parameter DATA_W mismatch (instance %m)");
logic s_axis_tready_reg = 0; logic s_axis_tready_reg = 0;

4
tb/lss/taxi_uart/test_taxi_uart.sv
View File

@@ -39,9 +39,7 @@ logic rx_frame_error;
logic [15:0] prescale; logic [15:0] prescale;
taxi_uart #( taxi_uart
.DATA_W(DATA_W)
)
uut ( uut (
.clk(clk), .clk(clk),
.rst(rst), .rst(rst),