bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 08:58:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

eth: Update HTG-9200 example design to use 32-bit MACs at 10G

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-11-06 00:49:50 -08:00
parent 0fe56c5390
commit c6eac348f6
21 changed files with 256 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/eth/example/HTG9200/fpga/fpga_6q_vu13p/Makefile
View File

@@ -41,7 +41,7 @@ XDC_FILES += $(TAXI_SRC_DIR)/sync/syn/vivado/taxi_sync_signal.tcl
IP_TCL_FILES = $(TAXI_SRC_DIR)/eth/rtl/us/taxi_eth_phy_25g_us_gty_25g_161.tcl
# Configuration
# CONFIG_TCL_FILES = ./config.tcl
CONFIG_TCL_FILES = ./config.tcl
include ../common/vivado.mk