bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 08:58:40 -08:00
Code Issues Packages Projects Releases Wiki Activity

eth: Use unpacked arrays for multidimensional ports

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2025-03-07 11:05:58 -08:00
parent 6e4988f010
commit ed9e8ffab3
40 changed files with 408 additions and 440 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
example/ADM_PCIE_9V3/fpga/rtl/fpga_core.sv
View File

@@ -205,12 +205,11 @@ for (genvar n = 0; n < 2; n = n + 1) begin : gty_quad
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{CNT{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{CNT{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -223,11 +222,11 @@ for (genvar n = 0; n < 2; n = n + 1) begin : gty_quad
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{CNT{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{CNT{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{CNT{'0}}),
/*
* Pause interface

11
example/Alveo/fpga/rtl/fpga_core.sv
View File

@@ -255,12 +255,11 @@ for (genvar n = 0; n < GTY_QUAD_CNT; n = n + 1) begin : gty_quad
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{CNT{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{CNT{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -273,11 +272,11 @@ for (genvar n = 0; n < GTY_QUAD_CNT; n = n + 1) begin : gty_quad
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{CNT{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{CNT{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{CNT{'0}}),
/*
* Pause interface

11
example/KCU105/fpga/rtl/fpga_core.sv
View File

@@ -484,12 +484,11 @@ end else begin : sfp_mac
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{2{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{2{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -502,11 +501,11 @@ end else begin : sfp_mac
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{2{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{2{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{2{'0}}),
/*
* Pause interface

11
example/KR260/fpga/rtl/fpga_core.sv
View File

@@ -429,12 +429,11 @@ end else begin : sfp_mac
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{1{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{1{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -447,11 +446,11 @@ end else begin : sfp_mac
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{1{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{1{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{1{'0}}),
/*
* Pause interface

11
example/Nexus_K3P_Q/fpga/rtl/fpga_core.sv
View File

@@ -224,12 +224,11 @@ for (genvar n = 0; n < 2; n = n + 1) begin : gty_quad
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{CNT{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{CNT{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -242,11 +241,11 @@ for (genvar n = 0; n < 2; n = n + 1) begin : gty_quad
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{CNT{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{CNT{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{CNT{'0}}),
/*
* Pause interface

11
example/Nexus_K3P_S/fpga/rtl/fpga_core.sv
View File

@@ -205,12 +205,11 @@ sfp_mac_inst (
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{2{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{2{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -223,11 +222,11 @@ sfp_mac_inst (
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{2{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{2{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{2{'0}}),
/*
* Pause interface

11
example/VCU108/fpga/rtl/fpga_core.sv
View File

@@ -328,12 +328,11 @@ qsfp_mac_inst (
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{4{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{4{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -346,11 +345,11 @@ qsfp_mac_inst (
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{4{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{4{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{4{'0}}),
/*
* Pause interface

11
example/VCU118/fpga/rtl/fpga_core.sv
View File

@@ -523,12 +523,11 @@ for (genvar n = 0; n < 2; n = n + 1) begin : gty_quad
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{CNT{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{CNT{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -541,11 +540,11 @@ for (genvar n = 0; n < 2; n = n + 1) begin : gty_quad
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{CNT{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{CNT{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{CNT{'0}}),
/*
* Pause interface

11
example/ZCU102/fpga/rtl/fpga_core.sv
View File

@@ -555,12 +555,11 @@ end else begin : sfp_mac
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{4{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{4{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -573,11 +572,11 @@ end else begin : sfp_mac
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{4{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{4{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{4{'0}}),
/*
* Pause interface

11
example/ZCU106/fpga/rtl/fpga_core.sv
View File

@@ -397,12 +397,11 @@ end else begin : sfp_mac
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{2{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{2{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -415,11 +414,11 @@ end else begin : sfp_mac
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{2{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{2{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{2{'0}}),
/*
* Pause interface

11
example/ZCU111/fpga/rtl/fpga_core.sv
View File

@@ -233,12 +233,11 @@ sfp_mac_inst (
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{4{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{4{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -251,11 +250,11 @@ sfp_mac_inst (
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{4{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{4{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{4{'0}}),
/*
* Pause interface

11
example/fb2CG/fpga/rtl/fpga_core.sv
View File

@@ -245,12 +245,11 @@ for (genvar n = 0; n < 2; n = n + 1) begin : gty_quad
/*
* PTP clock
*/
.tx_ptp_ts('0),
.tx_ptp_ts('{CNT{'0}}),
.tx_ptp_ts_step('0),
.rx_ptp_ts('0),
.rx_ptp_ts('{CNT{'0}}),
.rx_ptp_ts_step('0),
/*
* Link-level Flow Control (LFC) (IEEE 802.3 annex 31B PAUSE)
*/
@@ -263,11 +262,11 @@ for (genvar n = 0; n < 2; n = n + 1) begin : gty_quad
/*
* Priority Flow Control (PFC) (IEEE 802.3 annex 31D PFC)
*/
.tx_pfc_req('0),
.tx_pfc_req('{CNT{'0}}),
.tx_pfc_resend('0),
.rx_pfc_en('0),
.rx_pfc_en('{CNT{'0}}),
.rx_pfc_req(),
.rx_pfc_ack('0),
.rx_pfc_ack('{CNT{'0}}),
/*
* Pause interface