bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 08:58:40 -08:00
Code Issues Packages Projects Releases Wiki Activity
Files
01f836a2f9feeb9f50cabfbc867ecc4eb40a65b9
taxi/example
History
Alex Forencich 01f836a2f9 example/KR260: Remove drive strength settings from input pins 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-25 17:18:08 -08:00
..
ADM_PCIE_9V3/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
Alveo/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
Arty/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
fb2CG/fpga
example/fb2CG: Add example design for fb2CG@KU15P
2025-02-25 15:49:21 -08:00
HTG940/fpga
eth: Use signal sync module for RGMII MAC speed detection
2025-02-25 17:12:50 -08:00
KC705/fpga
eth: Use signal sync module for RGMII MAC speed detection
2025-02-25 17:12:50 -08:00
KCU105/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
KR260/fpga
example/KR260: Remove drive strength settings from input pins
2025-02-25 17:18:08 -08:00
Nexus_K3P_Q/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
Nexus_K3P_S/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
VCU108/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
ZCU102/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
ZCU106/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00
ZCU111/fpga
example: Add signal sync timing constraints to example designs
2025-02-25 16:04:32 -08:00