mirror of
https://github.com/fpganinja/taxi.git
synced 2026-04-09 05:18:44 -07:00
78 lines
2.1 KiB
Makefile
78 lines
2.1 KiB
Makefile
# SPDX-License-Identifier: CERN-OHL-S-2.0
|
|
#
|
|
# Copyright (c) 2020-2026 FPGA Ninja, LLC
|
|
#
|
|
# Authors:
|
|
# - Alex Forencich
|
|
|
|
TOPLEVEL_LANG = verilog
|
|
|
|
SIM ?= verilator
|
|
WAVES ?= 0
|
|
|
|
COCOTB_HDL_TIMEUNIT = 1ns
|
|
COCOTB_HDL_TIMEPRECISION = 1ps
|
|
|
|
RTL_DIR = ../../rtl
|
|
LIB_DIR = ../../lib
|
|
TAXI_SRC_DIR = $(LIB_DIR)/taxi/src
|
|
|
|
DUT = cndm_lite_pcie_us
|
|
COCOTB_TEST_MODULES = test_$(DUT)
|
|
COCOTB_TOPLEVEL = test_$(DUT)
|
|
MODULE = $(COCOTB_TEST_MODULES)
|
|
TOPLEVEL = $(COCOTB_TOPLEVEL)
|
|
VERILOG_SOURCES += $(COCOTB_TOPLEVEL).sv
|
|
VERILOG_SOURCES += $(RTL_DIR)/$(DUT).f
|
|
|
|
# handle file list files
|
|
process_f_file = $(call process_f_files,$(addprefix $(dir $1),$(shell cat $1)))
|
|
process_f_files = $(foreach f,$1,$(if $(filter %.f,$f),$(call process_f_file,$f),$f))
|
|
uniq_base = $(if $1,$(call uniq_base,$(foreach f,$1,$(if $(filter-out $(notdir $(lastword $1)),$(notdir $f)),$f,))) $(lastword $1))
|
|
VERILOG_SOURCES := $(call uniq_base,$(call process_f_files,$(VERILOG_SOURCES)))
|
|
|
|
# module parameters
|
|
export PARAM_SIM := "1'b1"
|
|
export PARAM_VENDOR := "\"XILINX\""
|
|
export PARAM_FAMILY := "\"virtexuplus\""
|
|
|
|
# Structural configuration
|
|
export PARAM_PORTS := 2
|
|
export PARAM_SYS_CLK_PER_NS_NUM := 4
|
|
export PARAM_SYS_CLK_PER_NS_DEN := 1
|
|
|
|
# Queue configuration
|
|
export PARAM_WQN_W := 5
|
|
export PARAM_CQN_W := $(PARAM_WQN_W)
|
|
|
|
# PTP configuration
|
|
export PARAM_PTP_TS_EN := 1
|
|
export PARAM_PTP_TS_FMT_TOD := 0
|
|
export PARAM_PTP_CLK_PER_NS_NUM := 512
|
|
export PARAM_PTP_CLK_PER_NS_DEN := 165
|
|
|
|
# PCIe interface configuration
|
|
export PARAM_AXIS_PCIE_DATA_W := 512
|
|
|
|
# AXI lite interface configuration (control)
|
|
export PARAM_AXIL_CTRL_DATA_W := 32
|
|
export PARAM_AXIL_CTRL_ADDR_W := 24
|
|
|
|
# MAC configuration
|
|
export PARAM_MAC_DATA_W := 512
|
|
|
|
ifeq ($(SIM), icarus)
|
|
PLUSARGS += -fst
|
|
|
|
COMPILE_ARGS += $(foreach v,$(filter PARAM_%,$(.VARIABLES)),-P $(COCOTB_TOPLEVEL).$(subst PARAM_,,$(v))=$($(v)))
|
|
else ifeq ($(SIM), verilator)
|
|
COMPILE_ARGS += $(foreach v,$(filter PARAM_%,$(.VARIABLES)),-G$(subst PARAM_,,$(v))=$($(v)))
|
|
|
|
ifeq ($(WAVES), 1)
|
|
COMPILE_ARGS += --trace-fst
|
|
VERILATOR_TRACE = 1
|
|
endif
|
|
endif
|
|
|
|
include $(shell cocotb-config --makefiles)/Makefile.sim
|