bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 17:08:38 -08:00
Code Issues Packages Projects Releases Wiki Activity
Files
7047cb5c4f31569507ec07461b828e31442b1375
taxi/example/ZCU106/fpga/rtl
History
Alex Forencich 7047cb5c4f eth: Tie off transceiver control signals during simulation 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-24 16:28:59 -08:00
..
fpga_core.sv
eth: Tie off transceiver control signals during simulation
2025-02-24 16:28:59 -08:00
fpga.sv
example/ZCU106: Fix width
2025-02-23 14:12:57 -08:00