bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 00:48:40 -08:00
Code Issues Packages Projects Releases Wiki Activity
Files
a16a667f812f1bb33f190cf48b608ae5a3e568b4
taxi/src
History
Alex Forencich a16a667f81 lss: Add I2C init module 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-08-02 21:20:21 -07:00
..
axi
Reorganize repository
2025-05-18 12:25:59 -07:00
axis
axis: Expand size range for concatenator module tests
2025-07-31 14:13:13 -07:00
eth
example: Add example design for HTG-9200
2025-08-02 21:19:58 -07:00
hip/rtl/us
eth: Add reset logic, QPLL control signals, and additional configuration parameters for US/US+ GTH/GTY transceivers
2025-05-21 21:06:45 -07:00
io/rtl
Reorganize repository
2025-05-18 12:25:59 -07:00
lfsr
lfsr: Merge output state with data when possible
2025-06-11 18:48:07 -07:00
lss
lss: Add I2C init module
2025-08-02 21:20:21 -07:00
pcie
Reorganize repository
2025-05-18 12:25:59 -07:00
prim
Reorganize repository
2025-05-18 12:25:59 -07:00
ptp
ptp: Adjust testbench thresholds
2025-05-30 22:11:36 -07:00
stats
Reorganize repository
2025-05-18 12:25:59 -07:00
sync
Reorganize repository
2025-05-18 12:25:59 -07:00
xfcp
lss: Rename I2C data ports to reduce ambiguity
2025-08-02 14:40:33 -07:00