This website requires JavaScript.
Explore
Help
Register
Sign In
bslathi19
/
taxi
Watch
1
Star
0
Fork
0
You've already forked taxi
mirror of
https://github.com/fpganinja/taxi.git
synced
2025-12-09 17:08:38 -08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
c6cbb57fe7c59d0948d6934f5f76a278e63ed874
taxi
/
rtl
History
Alex Forencich
c6cbb57fe7
lss: Extract UART data width setting from interface
...
Signed-off-by: Alex Forencich <
alex@alexforencich.com
>
2025-02-26 14:15:42 -08:00
..
axis
axis: Use signal sync module for async FIFO output pause
2025-02-25 17:13:10 -08:00
eth
eth: Use signal sync module for RGMII MAC speed detection
2025-02-25 17:12:50 -08:00
io
io: Add LED shift register driver module
2025-02-25 15:44:57 -08:00
lfsr
lfsr: Add LFSR descrambler module and testbench
2025-02-05 15:29:12 -08:00
lss
lss: Extract UART data width setting from interface
2025-02-26 14:15:42 -08:00
ptp
ptp: Add PTP TD rel2tod timestamp reconstruction module and testbench
2025-02-13 22:07:46 -08:00
sync
sync: Add signal synchronizer module
2025-02-03 23:43:18 -08:00
