This website requires JavaScript.
Explore
Help
Register
Sign In
bslathi19
/
taxi
Watch
1
Star
0
Fork
0
You've already forked taxi
mirror of
https://github.com/fpganinja/taxi.git
synced
2025-12-09 08:58:40 -08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
fa2385aedb3e2f03b010a23898b8a9ec62cf2db2
taxi
/
rtl
/
lss
History
Alex Forencich
fa2385aedb
lss: Add I2C single register module and testbench
...
Signed-off-by: Alex Forencich <
alex@alexforencich.com
>
2025-03-19 12:15:47 -07:00
..
taxi_i2c_master.sv
lss: Add I2C master module and testbench
2025-03-19 10:41:16 -07:00
taxi_i2c_single_reg.sv
lss: Add I2C single register module and testbench
2025-03-19 12:15:47 -07:00
taxi_mdio_master.sv
lss: Add MDIO master
2025-03-06 23:48:57 -08:00
taxi_uart_brg.sv
lss: Implement fractional baud rate generation for UART
2025-03-11 23:49:39 -07:00
taxi_uart_rx.sv
lss: Refactor UART module to split out and share baud rate generation logic
2025-03-11 23:09:19 -07:00
taxi_uart_tx.sv
lss: Refactor UART module to split out and share baud rate generation logic
2025-03-11 23:09:19 -07:00
taxi_uart.f
lss: Refactor UART module to split out and share baud rate generation logic
2025-03-11 23:09:19 -07:00
taxi_uart.sv
lss: Implement fractional baud rate generation for UART
2025-03-11 23:49:39 -07:00
