bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2025-12-09 08:58:40 -08:00
Code Issues Packages Projects Releases Wiki Activity
Files
ff2e3c1331f861a211ec55532620f4f22d4c4ab2
taxi/tb/lss/taxi_uart
History
Alex Forencich c6cbb57fe7 lss: Extract UART data width setting from interface 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2025-02-26 14:15:42 -08:00
..
Makefile
lss: Add UART module and testbench
2025-02-03 15:02:48 -08:00
test_taxi_uart.py
lss: Add UART module and testbench
2025-02-03 15:02:48 -08:00
test_taxi_uart.sv
lss: Extract UART data width setting from interface
2025-02-26 14:15:42 -08:00