Byron Lathi 6c6c3d295b Add design doc
but I didn't really read it
2026-05-24 20:09:02 -07:00
2026-05-24 17:13:20 -07:00
2026-05-24 20:09:02 -07:00
2026-05-09 15:33:54 -07:00
2026-04-18 18:55:05 -07:00
2026-05-09 15:33:54 -07:00
2026-04-18 18:50:18 -07:00
Description
No description provided
340 KiB
Languages
SystemVerilog 40.2%
Verilog 37.1%
Python 20.6%
Assembly 1.6%
Makefile 0.3%
Other 0.2%