Byron Lathi 7164a8172f Add test for abs,y

2026-04-26 21:08:21 -07:00

sim

Add test for abs,y

2026-04-26 21:08:21 -07:00

src

add absolute,x

2026-04-26 21:03:53 -07:00

.gitignore

Create project

2026-04-18 18:50:18 -07:00

.gitmodules

Factor out verilog-6502 submodule

2026-04-18 18:55:05 -07:00

init_env.sh

Create project

2026-04-18 18:50:18 -07:00

requirements.txt

Create project

2026-04-18 18:50:18 -07:00

Description

No description provided

140 KiB

Languages

SystemVerilog 54.3%

Verilog 44.1%

Python 1.3%

Shell 0.3%