Byron Lathi a21cc4241a Get it to compile at least

2026-05-24 20:06:08 -07:00

sim

Get it working more

2026-05-24 17:13:20 -07:00

src

Get it to compile at least

2026-05-24 20:06:08 -07:00

.gitignore

…

.gitmodules

…

init_env.sh

…

requirements.txt

…

Description

No description provided

340 KiB

Languages

SystemVerilog 40.2%

Verilog 37.1%

Python 20.6%

Assembly 1.6%

Makefile 0.3%

Other 0.2%