bslathi19/verilog6502
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
6 Commits 2 Branches 0 Tags
cb6cac12451b7a673680625ea2f77e9d4895305f
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi cb6cac1245 add absolute,x
2026-04-26 21:03:53 -07:00
sim
add absolute,x
2026-04-26 21:03:53 -07:00
src
add absolute,x
2026-04-26 21:03:53 -07:00
.gitignore
Create project
2026-04-18 18:50:18 -07:00
.gitmodules
Factor out verilog-6502 submodule
2026-04-18 18:55:05 -07:00
init_env.sh
Create project
2026-04-18 18:50:18 -07:00
requirements.txt
Create project
2026-04-18 18:50:18 -07:00
Description
No description provided
294 KiB
Languages
SystemVerilog 40.2%
Verilog 37.1%
Python 20.6%
Assembly 1.6%
Makefile 0.3%
Other 0.2%