bslathi19/verilog6502
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
8 Commits 2 Branches 0 Tags
df25550c8a320c82df367265a4eadadc677b38a0
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi df25550c8a Add cache arrays and test
2026-05-22 22:27:53 -07:00
sim
Add cache arrays and test
2026-05-22 22:27:53 -07:00
src
Add cache arrays and test
2026-05-22 22:27:53 -07:00
.gitignore
…
.gitmodules
…
init_env.sh
…
requirements.txt
…
Description
No description provided
340 KiB
Languages
SystemVerilog 40.2%
Verilog 37.1%
Python 20.6%
Assembly 1.6%
Makefile 0.3%
Other 0.2%