bslathi19/wireguard_fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
5 Commits 1 Branch 0 Tags
master
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi a76a054387 Add upstream ip check
2026-01-18 01:32:40 -08:00
docs/core
Add top docs
2026-01-17 23:19:53 -08:00
sim
Add upstream ip check
2026-01-18 01:32:40 -08:00
src
Add upstream ip check
2026-01-18 01:32:40 -08:00
.gitignore
Add upstream ip check
2026-01-18 01:32:40 -08:00
.gitmodules
add submodules
2026-01-17 22:45:49 -08:00
init_env.sh
Add upstream ip check
2026-01-18 01:32:40 -08:00
LICENSE
Initial commit
2026-01-17 22:39:04 -08:00
README.md
Initial commit
2026-01-17 22:39:04 -08:00
requirements.txt
Add upstream ip check
2026-01-18 01:32:40 -08:00

README.md

wireguard_fpga

FPGA for wireguard

Reference in New Issue View Git Blame Copy Permalink
Description
FPGA for wireguard
Readme GPL-3.0 239 KiB
Languages
SystemVerilog 70.5%
Python 26.3%
Shell 3.2%