bslathi19/wireguard_fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
9 Commits 1 Branch 0 Tags
master
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi 4ee539a694 Add tcam test, fix tcam
2026-08-14 09:32:09 -07:00
docs/core
Add tcam test, fix tcam
2026-08-14 09:32:09 -07:00
sim
Add tcam test, fix tcam
2026-08-14 09:32:09 -07:00
src
Add tcam test, fix tcam
2026-08-14 09:32:09 -07:00
Ti375C529_devkit
Start work on parser
2026-08-13 08:35:49 -07:00
.gitignore
Start work on parser
2026-08-13 08:35:49 -07:00
.gitmodules
commit
2026-08-08 21:41:43 -07:00
init_env.sh
commit
2026-08-08 21:41:43 -07:00
LICENSE
Initial commit
2026-01-17 22:39:04 -08:00
README.md
Initial commit
2026-01-17 22:39:04 -08:00
requirements.txt
Add upstream ip check
2026-01-18 01:32:40 -08:00

README.md

wireguard_fpga

FPGA for wireguard

Reference in New Issue View Git Blame Copy Permalink
Description
FPGA for wireguard
Readme GPL-3.0 3.9 MiB
Languages
C 60.1%
Verilog 32.4%
SystemVerilog 6.1%
VHDL 0.6%
Tcl 0.4%
Other 0.2%