Files
wireguard_fpga/sim/verilator.vlt
2026-08-13 08:35:49 -07:00

3 lines
46 B
Plaintext

`verilator_config
lint_off -rule TIMESCALEMOD