Files
wireguard_fpga/sim/verilator.vlt
2026-01-18 01:32:40 -08:00

3 lines
46 B
Plaintext

`verilator_config
lint_off -rule TIMESCALEMOD