37b6c9a1985ac67a12ca50f74715a7552b8ead6d
Description
Languages
SystemVerilog
77.3%
Verilog
10.6%
Tcl
7.9%
Filebench WML
1.9%
Python
1.8%
Other
0.5%