Update readme

This commit is contained in:
Alex Forencich
2021-04-01 15:09:29 -07:00
parent 8465fe66aa
commit ce55e93289

View File

@@ -30,7 +30,7 @@ Installation for active development:
## Documentation and usage examples
See the `tests` directory and [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet) for complete testbenches using these modules.
See the `tests` directory, [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet), and [corundum](https://github.com/corundum/corundum) for complete testbenches using these modules.
### GMII