third-party/verilog-6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Updated README and 65C02 Copyright

Browse Source 
Change-Id: I88efe06d7959744165c35b54edf6e3633ff05406
This commit is contained in:
David Banks
2016-08-01 12:36:46 +01:00
parent 4053c24317
commit 791ed43bae
2 changed files with 76 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
cpu_65c02.v
View File

@@ -1,11 +1,21 @@
/*
* verilog model of 6502 CPU.
* verilog model of 65C02 CPU.
*
* Based on original 6502 "Arlet 6502 Core" by Arlet Ottens
*
* (C) Arlet Ottens, <arlet@c-scape.nl>
*
* Feel free to use this code in any project (commercial or not), as long as you
* keep this message, and the copyright notice. This code is provided "as is",
* without any warranties of any kind.
* without any warranties of any kind.
*
* Support for 65C02 instructions and addressing modes by David Banks and Ed Spittles
*
* (C) 2016 David Banks and Ed Spittles
*
* Feel free to use this code in any project (commercial or not), as long as you
* keep this message, and the copyright notice. This code is provided "as is",
* without any warranties of any kind.
*
*/