Move calculation of V and Z flags into next pipeline stage
A Verilog HDL version of the old MOS 6502 CPU. Have fun.